Operating Systems Principles

Mutual Exclusion, Asynchronous Completion

Mark Kampe (markk@cs.ucla.edu)

Mutual Exclusion, Asynchronous Completion

- 8A. Mutual Exclusion
- 8B. Implementing Mutual Exclusion
- 8C. Blocking for Asynchronous Completions
- 8D. Implementing Asynchronous Completions

Obstacles to Atomic Execution

- Blocking
 - thread requests a resource in the critical section
- Scheduling Preemption
- thread experiences time-slice-end
- Shared Memory Multi-Processor

 shared resources between cores or CPUs
- I/O Devices
 - program and device accessing same memory
 - program and ISR accessing same resources
- Mutual Exclusion and Asynchronous Completion

The Mutual Exclusion Challenge

- We cannot prevent parallelism — it is fundamental to our technology
- We cannot eliminate all shared resources – increasingly important to ever more applications
- What we can do is ...
 - identify the at risk resources, and risk scenarios
 - design those classes to enable protection
 - identify all of the critical sections
 - ensure each is correctly protected (case by case)

Mutual Exclusion and Asynchronous Completion

Evaluating Mutual Exclusion

- Effectiveness/Correctness
 - ensures before-or-after atomicity
- Fairness
 - no starvation (un-bounded waits)
- Progress
 - no client should wait for an available resource
 susceptibility to convoy formation, deadlock
- Performance
 - delay, instructions, CPU load, bus load
 - in contended and un-contended scenarios

Mutual Exclusion and Asynchronous Completion

Approach: Interrupt Disables

- temporarily block some or all interrupts
 - can be done with a privileged instruction
 - side-effect of loading new Processor Status
- abilities
 - prevent Time-Slice End (timer interrupts)
 - prevent re-entry of device driver code
- dangers
 - may delay important operations
 - a bug may leave them permanently disabled

Mutual Exclusion and Asynchronous Completion





Preventing Driver Reentrancy

- interrupts are usually self-disabling
 - CPU may not deliver #2 until #1 is acknowledged
 interrupt vector PS usually disables causing intr
- they are restored after servicing is complete
 - ISR may explicitly *acknowledge* the interrupt
 - return from ISR will restore previous (enabled) PS
- drivers usually disable during critical sections
 - updating registers used by interrupt handlers
 updating resources used by interrupt handlers

lutual Exclusion and Asynchronous Completion

Interrupts and Resource Allocation

... lock(event_list); add_to_queue(event_list, my_proc); unlock(event_list); xx_interrupt: yield(); lock(event_list); post(event_list); return;

Interrupts and Resource Allocation

- interrupt handlers are not allowed to block

 only a scheduled process/thread can block
 - interrupts are disabled until call completes
- ideally they should never need to wait
 - needed resources are already allocated
 - operations implemented w/lock-free code
- brief spins may be acceptable

Mutual Exclusion and Asynch

- wait for hardware to acknowledge a command
- wait for a co-processor to release a lock

Evaluating Interrupt Disables

- Effectiveness/Correctness
 - ineffective against MP/device parallelism
- only usable by kernel mode code
- Progress
 - deadlock risk (if ISR can block for resources)
- Fairness
 - pretty good (assuming disables are brief)
- Performance
 - one instruction, much cheaper than system call
- long disables may impact system performance

Mutual Exclusion and Asynchronous Completion

Approach: Spin Locks

- loop until lock is obtained
 - usually done with atomic test-and-set operation
- abilities
 - prevent parallel execution
 - wait for a lock to be released
- dangers
 - likely to delay freeing of desired resource
 - bug may lead to infinite spin-waits

Atomic Instructions

- atomic read/modify/write operations

 implemented by the memory bus
 - effective w/multi-processor or device conflicts
 - not available with (slower) I/O bus operations
- ordinary user-mode instructions

 may be supported by libraries or even compiler
- very expensive (e.g. 20-100x) instructions – wait for all cores to write affected cache-line
 - force all cores to drop affected cache-line

Atomic Instructions - Test & Set

/*
 * Concept: Atomic Test-and-Set
 * this is implemented in hardware, not code
 */
int TestAndSet(int *ptr, int new) {
 int old = *ptr;
 *ptr = new;
 return(old);
}

MutuatExclusion and Asynchronous Completion



Evaluating Spin Locks

- Effectiveness/Correctness
 - effective against preemption and MP parallelism
 - ineffective against conflicting I/O access
- Progress
 - deadlock danger in ISRs, convoy formation
- Fairness
 - possible unbounded waits
- Performance
 - waiting can be extremely expensive (CPU, bus)

Mutual Exclusion and Asynchronous Completion

Approach: Lock-Free Operations

- MT safe data structures and operations
 - an alternative to mutual-exclusion
- abilities
 - single reader/writer w/ordinary instructions
 - multi-reader/writer w/atomic instructions
 - all-or-none and before-or-after semantics
- limitations
 - unusable for complex critical sections
 - unusable as a waiting mechanism

Atomic Instructions – Compare & Swap

```
/*
 * Concept: Atomic Compare and Swap
 * this is implemented in hardware, not code
 */
int CompareAndSwap( int *ptr, int expected, int new) {
    int actual = *ptr;
    if (actual == expected)
        *ptr = new;
    return( actual );
```



```
Lock-Free Multi-Writer
// push an element on to a singly linked LIFO list
void SLL_push(SLL *head, SLL *element) {
    do {
        SLL *prev = head->next;
        element->next = prev;
        } while ( CompareAndSwap(&head->next, prev, element) != prev);
}
```



Evaluating Lock-Free Operations

- Effectiveness/Correctness
 - effective against all conflicting updates
 - cannot be used for complex critical sections
- Progress
 - no possibility of deadlock or convoy
- Fairness - small possibility of brief spins
- Performance

- expensive instructions, but cheaper than syscalls

Mutual Exclusion and Asynchronous Completion

Spin Locks vs Atomic Update Loops both involve spinning on an atomic update a spin-lock pins until the lock is released which could take a very long time which could take a very long time an atomic update loop spins until there is no conflict during the update conflicting updates are actually very rare comparable for very brief critical sections a.g. a one-digit number of instructions



Locking comes in many flavors

- lock and wait
 - block until resource becomes available
- non-blocking

 return an error if resource is unavailable
- timed wait
 - block a specified maximum time, then fail
- spin and wait (futex)
 - spin briefly, and then join a waiting list
- strict FIFO

Asynchronous Completions

- Synchronous operations
 - you call a subroutine
 - it does what you need, and returns promptly
- Asynchronous operations/completions
 - will happen at some future time
 when an I/O operation completes
 - when a lock is released
 - how do we block to await some future event?
- spin-locks combine lock and await
- good at locking, not so good at waiting

Spinning Sometimes Makes Sense

- awaited operation proceeds in parallel

 a hardware device accepts a command
 - another CPU releases a briefly held spin-lock
- awaited operation guaranteed to be soon

 spinning is less expensive than sleep/wakeup
- spinning does not delay awaited operation

 burning CPU delays running another process
 burning memory bandwidth slows I/O
 - burning memory bandwidth slows i/
- contention is expected to be rare

 multiple waiters greatly increase the cost



Correct Completion

- Correctness
 - no lost wake-ups
- Progress
- if event has happened, process should not block
- Fairness
 - no un-bounded waiting times
- Performance
 - cost of waiting
 - promptness of resuming
 - minimal spurious wake-ups

Mutual Exclusion and Asynchronous Completion

Spinning and Yielding yielding is a good thing - avoids burning cycles busy-waiting - gives other tasks an opportunity to run spinning and yielding is not so good - which process runs next is random - when yielder next runs is random Progress: potentially un-bounded wait times Performance: each try is wasted cycles

•

Who to Wake-Up - Waiting Lists

- random yielding and polling is foolish
 - all waiters should block
 - each should wake up when his event happens
- this suggests all events need a waiting list
 - when posting an event, look up who to awakenwake up everyone on the list?
 - one-at-a-time in FIFO order?
 - one-at-a-time in priority order (possible starvation)?
 - choice depends on event and application

Evaluating Waiting Lists

- Effectiveness/Correctness
 - should be very good
- Progress
 - there is a trade-off involving cutting in line
- Fairness
 - should be very good
- Performance
 - should be very efficient
 - depends on frequency of spurious wakeups

Mutual Exclusion and Asynchronous Completion

Locking and Waiting Lists

- Spinning for a lock is usually a bad thing – locks should probably have waiting lists
- a waiting list is a (shared) data structure – implementation will likely have critical sections
 - which may need to be protected by a lock
- This seems to be a circular dependency
 - locks have waiting lists
 - which must be protected by locks
 - what if we must wait for the waiting list lock?

itual Exclusion and Asynchronous Completio

Sleep/Wakeup Races void lock(lock_t *m) { while (TestAndSet(&m->guard, 1) == 1); if (!m->locked) { m->locked = 1; m->guard = 0; } else { queue_add(m->q, me); void unlock(lock t *m) { m->guard = 0; while (TestAndSet(&m->guard, 1) == 1); park(); if (queue empty(m->q)) m->locked = 0; } else unpark(queue_remove(m->q); m->guard = 0;

(sleep/wakeup races)

- possibility of long spins or deadlock
 - interrupt comes in while guard is held
 - ISR tries to wake-up the waiting list
- possibility of missed wakeup
- wakeup is sent before blockee can sleep
- blockee then blockee sleeps
- solutions (may require OS assistance)
 - interrupts should be disabled in this crit section
 - hyper-awake state prevents the next sleep



assignments

37

- reading for the next lecture
 - Arpaci ch 29 ... Locked Data Structures
 - Arpaci ch 30 ... Condition Variables
 - Arpaci ch 31 ... Semaphores
 - flock(2) ... Posix file locking
 - lockf(3) ... ranged file locks

Mutual Exclusion and Asyr