
Device I/O

- 10A I/O Architectures
- 10B I/O Mechanisms
- 10C Disks
- 10D Low-Level I/O Techniques
- 10E Higher Level I/O Techniques
- 10I Polled and non-blocking I/O
- 10J User-Mode Asynchronous I/O
- 10U User-Mode Device Drivers

I/O Architectures and Techniques



TERMS: Bus Arbitration & Mastery Memory type busses · Initially back-plane memory-to-CPU interconnects bus master - a few "bus masters", and many "slave devices" - any device (or CPU) that can request the bus - arbitrated multi-cycle bus transactions - one can also speak of the "current bus master" request, grant, address, respond, transfer, ack · bus slave operations: read, write, read/modify/write, interrupt - a device that can only respond to bus requests · originally most busses were of this sort · bus arbitration - ISA, EISA, PCMCIA, PCI, cPCI, video busses, ... - process of deciding to whom to grant the bus - distinguished by may be based on time, geography or priority form-factor, speed, data width, hot-plug, maximum length, ... may also clock/choreograph steps of bus cycles bridging, self identifying, dynamic resource allocation, ... bus arbitrator may be part of CPU or separate I/O Architectures and Techniques I/O Architectures and Techniques

Network type busses

- · evolved as peripheral device interconnects
 - SCSI, USB, 1394 (firewire), Infiniband, ...
 - cables and connectors rather than back-planes
 - designed for easy and dynamic extensibility
 - originally slower than back-plane, but no longer
- much more similar to a general purpose network
 - packet switched, topology, routing, node identity
 - may be master/slave (USB) or peer-to-peer (1394)
 - may be implemented by controller or by host

I/O Architectures and Techniques

I/O architectures: devices & controllers

- I/O devices
 - peripheral devices that interface between the computer and other media (disks, tapes, networks, serial ports, keyboards, displays, pointing devices, etc.)
- · device controllers connect a device to a bus
 - communicate control operations to device
 - relay status information back to the bus
 - manage DMA transfers for the device
 - generate interrupts for the device
- controller usually specific to a device and a bus
- I/O Architectures and Techniques

Device Controller Registers

· device controllers export registers to the bus

- registers in controller can be addressed from bus
- writing into registers controls device or sends data
 reading from registers obtains data/status
- · register access method varies with CPU type
 - may require special instructions (e.g. x86 IN/OUT) privileged instructions restricted to supervisor mode
 - may be mapped onto bus like memory accessed with normal (load/store) instructions
 I/O address space not accessible to most processes

I/O Architectures and Techniques

A sincle device: 16550 UARTImage: content of the sincle of the sin

(16550 UART registers)

O: data – read received byte, write to transmit a byte
 – (or LSB of speed divisor when speed set is enabled)

- 1: interrupt enables for transmit done, data received, cd/ring
 (or MSB of speed divisor when speed set is enabled)
- 2: interrupt registers currently pending interrupt conditions
- 3: line control register character length, parity and speed
- · 4: modem control register control signals sent by computer
- 5: line status register xmt/rcv completion and error conditions
- 6: modem status registers received modem control signals

I/O Architectures and Techniques


Scenario: direct I/O with polling

uart_write_char(char c) {
 while((inb(UART_LSR) & TR_DONE) == 0);
 outb(UART_DATA, c);
}

char uart_read_char() {
 while((inb(UART_LSR) & RX_READY) == 0);
 return(inb(UART_DATA));

I/O Architectures and Techniques

}



performance of direct I/O CPU intensive data transfers each byte/word requires mutiple instructions

- CPU wasted while awaiting completion


 busy-wait polling ties up CPU until I/O is completed


 devices are idle while we are running other tasks
- I/O can only happen when an I/O task is running
- how can these problems be dealt with
 - let controller transfer data without attention from CPU
 - let application block pending I/O completion
- let controller interrupt CPU when I/O is finally done
 I/O Architectures and Techniques

importance of good device utilization


- key system devices limit system performance
 file system I/O, swapping, network communication
- if device sits idle, its throughput drops

 this may result in lower system throughput
 - longer service queues, slower response times
- delays can disrupt real-time data flows
- resulting in unacceptable performance
 possible loss of irreplaceable data
- it is very important to keep key devices busy
 start request n+1 immediately when n finishes








13





I/O Architectures and Techniques

























Disks have Dominated File Systems fast swap, file system, database access


- · minimize seek overhead
 - organize file systems into cylinder clusters
 - write-back caches and deep request queues
- minimize rotational latency delays
 - maximum transfer sizes
- buffer data for full-track reads and writes
- · we accepted poor latency in return for IOPS


27


I/O Architectures and Techniques















(Bigger Transfers are Better) Input/Output Buffering · disks have high seek/rotation overheads · Fewer/larger transfers are more efficient - larger transfers amortize down the cost/byte - they may not be convenient for applications - natural record sizes tend to be relatively small · all transfers have per-operation overhead Operating system can buffer process I/O - instructions to set up operation - maintain a cache of recently used disk blocks - device time to start new operation - time and cycles to service completion interrupt - accumulate small writes, flush out as blocks fill - read whole blocks, deliver data as requested · larger transfers have lower overhead/byte · Enables read-ahead - this is not limited to s/w implementations - OS reads/caches blocks not yet requested I/O Architectures and Techniques 33 I/O Architectures and Techniques





35







- spread requests across multiple targets
 - increased aggregate throughput
 - $-\ensuremath{\,\text{fewer}}$ operations per second per target
- used for many types of devices
 - disk or server striping
 - NIC bonding
- · potential issues
 - more/shorter requests may be less efficient
 - source can generate many parallel requests
 - striping agent throughput is the bottleneck

37


39


I/O Architectures and Techniques






I/O Architectures and Techniques







Parallel I/O Paradigms

- Busy, but periodic checking just in case
 new input might cause a change of plans
- Multiple semi-independent streams

 each requiring relatively simple processing
- Multiple semi-independent operations

 each requiring multiple, potentially blocking steps
- · Many balls in the air at all times
 - numerous parallel requests from many clients
 - keeping I/O queues full to improve throughput

I/O Architectures and Techniques

Enabling Parallel Operations

44

- Threads are an obvious solution
 - one thread per-stream or per-request
 - streams or requests are handled in parallel
- when one thread blocks, others can continue
- There are other parallel I/O mechanisms
 - non-blocking I/O
 - multi-channel poll/select operations
 - asynchronous I/O

I/O Architectures and Techniques

43

45


47

Non-Blocking I/O

• check to see if data/room is available


- but do not block to wait for it
- this enables parallelism, prevents deadlocks
- a file can be opened in a non-blocking mode
 - open(name, flags | O_NONBLOCK)
- fcntl(fd, F_SETFL, flags | O_NONBLOCK)
- if data is available, *read(2)* will return it
 otherwise it fails with EWOULDBLOCK
- can also be used with write(2) and open(2)


I/O Architectures and Techniques



Worker Threads

- · Consider a web or remote file system server
 - it receives thousands of requests/second
 - each requires multiple (blocking) operations
 - create a thread to serve each new request
- Thread creation is relatively expensive
 - continuous creation/destruction seems wasteful
 - solution: recycle the worker threads thread blocks when its operation finishes it is awakened when a new operation needs servicing
- we still have switching and synchronization





Asynchronous I/O


- Huge numbers of parallel I/O operations
- many parallel clients w/many parallel requests
- deep I/O queues to improve throughput
- make sure completions processed correctly
- thread per operation is too expensive
- we want to queue many parallel operations
 receive asynchronous completion notifications
 - OS has always handled high traffic I/O this way


49


53


- increasingly many applications now do as well

I/O Architectures and Techniques











sigaction(2) int sigaction (int signum, sigaction *new, sigaction *old) struct sigaction { void (*handler)(int); // handler void (*action)(int, siginfo); // handler sigset_t mask; // signals to block flags; // handling options int mask eliminates reentrancy races · siginfo passes much info about cause of signal • sigreturn(2) controls return from handler I/O Architectures and Techniques 54

Asynchronous I/O: Back to the Future

- OS I/O always asynchronous, interrupt driven
 - necessary to achieve throughput and efficiency
 apps were given comforting synchronous illusion
- until they needed major throughput and efficiency • simpler, more s/w-like mechanisms were tried
- they were much less efficient
- they proved race-prone under heavy use
- h/w interrupt model is refined, well proven
 if there was a simpler way, we would be using it
 the same model works well for s/w too

I/O Architectures and Techniques


User-Mode Drivers: Why?

- Kernel-mode code is brittle
 - if it crashes, it takes the OS with it
- Kernel-mode code is hard to build and test
 - correctness rules are extremely complex
 - debugging tools are relatively crude
- Kernel-mode code is hard to upgrade

 often necessary to reboot the system
- Kernel-mode code is not necessarily fast
 - system calls and interrupts are very expensive
 - processes can be pinned to memory and cores


56

I/O Architectures and Techniques



Doesn't I/O require interrupt handling?
 – smart devices have request queues, polled status

I/O Architectures and Techniques




- Accessing I/O space is a privileged operation


 it can be restricted to specific (privileged) UIDs
 - It can be restricted to specific (privileged) UII
 only a few programs can run w/those UIDs
 - file system security protects those programs
- Privileged User-mode code can be trusted
 and safer than loadable kernel modules


I/O Architectures and Techniques


59

55









Drivers – plug-in modules

· each driver supports a particular device

automatic discovery and configuration
implements a standard set of operations

making them easy to add and upgrade
they tend to be highly compartmentalized

· they can be dynamically loaded/unloaded

- using only a small number of kernel services

making correctness/security a key consideration
 some run drivers in a "sand-box" or user-mode


· when loaded, they become part of the OS


Device Drivers: where they fit in

- They meet the requirements for kernel code: – privileged instructions, kernel structures, trust
- Not entirely part of the Operating System
 most OS code is device-independent
- although the OS does depend on some devices
- Drivers are often after-market additions

 built by device manufacturers
 - down-loaded when new devices are added

I/O Architectures and Techniques







I/O Architectures and Techniques


I/O Architectures and Techniques


63


64

















- network drivers are meant to be called by protocols


I/O Architectures and Techniques






73







Criticality of Stable Interfaces

- Drivers are independent from the OS


 they are built by different organizations
 - they are not co-packaged with the OS
- OS and drivers have interface dependencies
 OS depends on driver implementations of DDI
 - drivers depends on kernel DKI implementations
- These interfaces must be carefully managed
 - well defined and well tested
 - upwards-compatible evolution


I/O Architectures and Techniques

Channels – I/O co-processors Channels sit between CPU and I/O devices think of them as extremely smart busses the include highly specialized CPUs they execute channel I/O programs instructions to read, write and control devices instructions to generate progress interrupts once started, I/O pgms execute w/o CPU attention command chaining, from one command to the next data chaining, from one buffer to the next

80

I/O Architectures and Techniques











- · Devices communicate with CPU across the bus
- Bus used both to send/receive interrupts and to transfer data and commands
 - Devices signal controller when they are done/ready
 - When device finishes, controller puts interrupt on bus
 Bus then transfers interrupt to the CPU
- I/O Architectures and Leading to movement of data

83









(double buffered input)

- read completion interrupt starts read into next buffer

· filled buffers wait until application asks for them

- application doesn't have to wait for data to be read


- each app will probably block until its read completes


so we won't get multiple reads from one application – we can queue reads from multiple processes

· have multiple reads queued up, ready to go


when can we do chain-scheduled reads?


- we can do predictive read-ahead








I/O Architectures and Techniques

















poll(2)	
<pre>int ppoll(stuct pollfd *fds, int nfds, struct timespec *, sigset_t *)</pre>	
struct pollfd {	
int fd;	
short events; // requested events	
short revents; // returned events	
}	
 returns when event, timeout, or signal 	
 revents reflect what happened 	
Created in UNIX SVR3 (1986)	
 newer, perhaps a little better thought out 	
I/O Dechitesture- and Jechniques and Frameworks 99	99